Module Fcl_genesis

module Fcl_genesis: sig .. end

val urbcsp : int -> int -> int -> int -> (int * int * (int * int) list) list